English
Locking Down Intellectual Property in Embedded Systems
Phil Giordano and Wassim Bassalee, Analog Devices
(08/21/2007 12:15 AM EDT) -- EE Times
Embedded systems developers want to protect their intellectual property (IP) for financial, competitive, and legal reasons. Aside from protecting their own IP, developers may be obligated to secure libraries or rights managed content obtained from an outside vendor. Failing to protect the IP of outside vendors may expose developers to legal and financial risks.
This article focuses on methods of securing IP in embedded systems. We will examine past and current approaches and look ahead to new embedded processing solutions that offer new options for developers wanting to protect their IP.
Techniques for protecting IP in embedded systems vary greatly. These techniques rely on software, hardware, or a combination of both to prevent reverse engineering and IP theft.
(08/21/2007 12:15 AM EDT) -- EE Times
Embedded systems developers want to protect their intellectual property (IP) for financial, competitive, and legal reasons. Aside from protecting their own IP, developers may be obligated to secure libraries or rights managed content obtained from an outside vendor. Failing to protect the IP of outside vendors may expose developers to legal and financial risks.
This article focuses on methods of securing IP in embedded systems. We will examine past and current approaches and look ahead to new embedded processing solutions that offer new options for developers wanting to protect their IP.
Techniques for protecting IP in embedded systems vary greatly. These techniques rely on software, hardware, or a combination of both to prevent reverse engineering and IP theft.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Intellectual property security: A challenge for embedded systems developers
- Three Major Inflection Points for Sourcing Bluetooth Intellectual Property
- Pinning down the acceptable level of jitter for your embedded design
- Design Rights Management of Intellectual Property (IP) Cores in SoPC designs
- Silicon Intellectual Property - Delivering value to customers
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)