Using model-based design to test auto embedded software
(09/24/2007 7:54 AM EDT) -- EE Times
Embedded software and electronics represent an increasing percentage of the engineering content of an automobile. By 2010, electronics are expected to comprise 40 percent of automotive material costs, up from 10 percent in 1970 [1]. Embedded software and electronics are used across the car's functional areas, replacing or simplifying mechanical and hydraulic systems in core functions, such as steering and braking, and implementing advanced features, such as active safety systems and driver information systems, that add significant customer value in terms of convenience, comfort, and safety.
However, the rapid growth in complexity of embedded software and electronics coupled with the difficulty of testing and verifying these systems has been associated with a rise in quality issues and recalls. According to IBM Corporation, automakers spend two to three billion dollars a year to fix software problems and 32 percent of auto warranty claims in the United States are for software- or electronics-related issues.
Model-Based Design has become the preferred approach for developing automotive embedded software because it improves the specification, design, and implementation phases. Now, new tools and capabilities are available for Model-Based Design that help address test and verification challenges, improving embedded software quality and shortening the test and verification cycle.
E-mail This Article | Printer-Friendly Page |
Related Articles
- Processor-In-Loop Simulation: Embedded Software Verification & Validation In Model Based Development
- Metric Driven Validation, Verification and Test of Embedded Software
- Model-based approach allows design for yield
- Optimizing embedded software for real-time multimedia processing
- Will Generative AI Help or Harm Embedded Software Developers?
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)