English
Ultrawideband SoCs pose new challenges to manufacturers
Anthony Lum, SoC Product Engineer, AdvantestAmerica
(10/15/2007 11:54 AM EDT) -- EE Times
What do these three killer wireless applications have in common: Viewing HDTV on a mobile device using 4G WiMax technologies; using existing WLAN infrastructure to make phone calls; and using ultrawideband (UWB) technology to download or print pictures from a digital camera?
Answer: All use a complex digital modulation scheme to transfer data over the airwaves, all are a variant of orthogonal frequency division multiplexing (OFDM) and all will become standard capabilities in the next 18 to 24 months as consumer-driven demand for wireless applications hastens convergence of mobile audio, video and data.
As advanced UWB wireless applications and ICs evolve, test technology must also evolve. ATE manufacturers need to prepare today to address test challenges on the horizon: high-end frequency coverage, broad frequency band range, high modulation bandwidth, low power levels, frequency agility and complex modulation analysis.
(10/15/2007 11:54 AM EDT) -- EE Times
What do these three killer wireless applications have in common: Viewing HDTV on a mobile device using 4G WiMax technologies; using existing WLAN infrastructure to make phone calls; and using ultrawideband (UWB) technology to download or print pictures from a digital camera?
Answer: All use a complex digital modulation scheme to transfer data over the airwaves, all are a variant of orthogonal frequency division multiplexing (OFDM) and all will become standard capabilities in the next 18 to 24 months as consumer-driven demand for wireless applications hastens convergence of mobile audio, video and data.
As advanced UWB wireless applications and ICs evolve, test technology must also evolve. ATE manufacturers need to prepare today to address test challenges on the horizon: high-end frequency coverage, broad frequency band range, high modulation bandwidth, low power levels, frequency agility and complex modulation analysis.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Opportunities and Challenges for Near-Threshold Technology in End-Point SoCs for the Internet of Things
- Challenges in verifying PCI Express in complex SoCs
- USB 3.1 Links Pose Challenges
- Challenges in LBIST validation for high reliability SoCs
- FPGA prototyping of complex SoCs: Partitioning and Timing Closure Challenges with Solutions
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow