English
Viewpoint: RTL-ers should move to ESL
Tom Sandoval, Calypto Design Systems
(10/19/2007 2:15 PM EDT) -- EE Times
Fifteen years ago, designers were buzzing about a new design approach: Register Transfer Level (RTL) Design. There was a fundamental change underway in how chip designs were created and implemented. There were methodology experts within electronics companies whose sole responsibility was to move design teams to using RTL design methods. It was this focus that enabled the methodology shift the industry experienced and changed the way chips were designed.
Back then, the average chip had tens of thousands of gates and took 18 to 24 months to design. Fast forward to 2007 and, while the average gate count is now in the tens of millions, design cycle requirements have been slashed to six to nine months. Still, the majority of U.S. design teams are using a design methodology similar to what was used in the 1990s.
While RTL design was and still is an important engineering methodology development, new technologies and standards are forcing continued evolution. But, what happened to our methodology experts?
(10/19/2007 2:15 PM EDT) -- EE Times
Fifteen years ago, designers were buzzing about a new design approach: Register Transfer Level (RTL) Design. There was a fundamental change underway in how chip designs were created and implemented. There were methodology experts within electronics companies whose sole responsibility was to move design teams to using RTL design methods. It was this focus that enabled the methodology shift the industry experienced and changed the way chips were designed.
Back then, the average chip had tens of thousands of gates and took 18 to 24 months to design. Fast forward to 2007 and, while the average gate count is now in the tens of millions, design cycle requirements have been slashed to six to nine months. Still, the majority of U.S. design teams are using a design methodology similar to what was used in the 1990s.
While RTL design was and still is an important engineering methodology development, new technologies and standards are forcing continued evolution. But, what happened to our methodology experts?
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)