How designers can survive the embedded multiprocessor revolution
(11/04/07, 09:35:00 PM EST) -- Embedded.com
As Microsoft's Herb Sutter has stated at various occasions - the free lunch is over. On paper the hardware performance improvements continue as normal. To do this, hardware designers, who ran into energy consumption issues a while back, came up with a simple solution and successfully implemented it: instead of increasing clock speed they increased the number of processors.
As a result hardware design can now deliver increased performance based on original roadmap, on first sight satisfying the ever increasing appetite of consumers for more features, more performance at lower cost and lower power consumption.
However, when trying to program these devices, things don't quite add up. Existing, sequential software is unable to unleash the increased performance that the hardware devices offer. Placing software development at a crossroads.
If hardware designers are not able to provide appropriate software development environments that support their devices, the future looks grim. They won't sell any! Without appropriate multiprocessor software development environments programmers will be left out in the cold and will not be able to leverage additional performance offered by Multiprocessor System-on Chips (MPSoCs)
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
- Real-time driver drowsiness tracking system
- How effective use of ESL tools can increase your HW/SW system design productivity
- The state-of-play in multi-processor and reconfigurable computing
- ESL Requirements for Configurable Processor-based Embedded System Design
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)