English
Case study of a complex video system-on-chip
Tom De Schutter, CoWare and Jeff Haight, Sonics
(12/03/2007 9:00 AM EST)
The efficient design of complex, multimedia-intensive, heterogeneous multiprocessing (HMP) systems-on-chip (SoCs) for inclusion in HDTVs and related consumer-oriented systems presents a daunting array of challenges. A collaborative effort among IC designers using CoWare's ESL tools and Sonics' SMX smart-interconnect IP designed for this class of SoCs enabled the rapid optimization and verification of the design aspects necessary to meet the critical architectural challenges.
Home-entertainment-enamored consumers and the press celebrate the convergence of communications, multimedia, high-definition video with high-quality multichannel audio, widely adopted technical standards and the resultant, rapidly declining prices that enable mass production and proliferation of these mini-miracles. However, with design cycles under extreme pressure from concept to tapeout, and demanding IDMs being forced to change specifications and features late in the design cycle as standards evolve or competition motivates additional capabilities or price points, what is to be done?
Most commonly, difficulties with timing closure are frequently encountered, necessitating tedious critical-path analyses and modifications to the logic, often requiring re-simulation and re-verification efforts before final tapeout.
However, with the existence of a robust, high-level model, these efforts may be greatly simplified. For example, suppose the critical-path analysis includes a rounding, and suppose that a simple truncation might save two gate delays. Will the resulting change still meet some required standard, and will it also be undetectable as part of a video or audio stream? Making these changes at a much higher level of abstraction (such as at the SystemC transaction level) helps speed the task of resimulating and reverifying by a couple orders of magnitude, allowing a great level of confidence in changes at the register transfer level that are to be quickly resynthesized.
(12/03/2007 9:00 AM EST)
The efficient design of complex, multimedia-intensive, heterogeneous multiprocessing (HMP) systems-on-chip (SoCs) for inclusion in HDTVs and related consumer-oriented systems presents a daunting array of challenges. A collaborative effort among IC designers using CoWare's ESL tools and Sonics' SMX smart-interconnect IP designed for this class of SoCs enabled the rapid optimization and verification of the design aspects necessary to meet the critical architectural challenges.
Home-entertainment-enamored consumers and the press celebrate the convergence of communications, multimedia, high-definition video with high-quality multichannel audio, widely adopted technical standards and the resultant, rapidly declining prices that enable mass production and proliferation of these mini-miracles. However, with design cycles under extreme pressure from concept to tapeout, and demanding IDMs being forced to change specifications and features late in the design cycle as standards evolve or competition motivates additional capabilities or price points, what is to be done?
Most commonly, difficulties with timing closure are frequently encountered, necessitating tedious critical-path analyses and modifications to the logic, often requiring re-simulation and re-verification efforts before final tapeout.
However, with the existence of a robust, high-level model, these efforts may be greatly simplified. For example, suppose the critical-path analysis includes a rounding, and suppose that a simple truncation might save two gate delays. Will the resulting change still meet some required standard, and will it also be undetectable as part of a video or audio stream? Making these changes at a much higher level of abstraction (such as at the SystemC transaction level) helps speed the task of resimulating and reverifying by a couple orders of magnitude, allowing a great level of confidence in changes at the register transfer level that are to be quickly resynthesized.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- System Verilog based Generic Verification Methodology for IPs/ASICs/SOCs: A Case Study
- A Multiprocessor System-on-chip Architecture with Enhanced Compiler Support and Efficient Interconnect
- Developing a Reusable IP Platform within a System-on-Chip Design Framework targeted towards an Academic R&D Environment
- DPCI: An Efficient Scalable System-on-chip Communication Architecture
- An Overview of Secret Key and Identity Management for System-on-Chip Architects
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)