English
Achieving Yield in the Nanometer Age
By Anthony Nicoli, Mentor Graphics Corp.
December 17, 2007 -- edadesignline.com
Can you remember the first game you ever played? It probably had very few rules, very few actions and a straightforward path to success. As you grew older, your games became more complicated. Rules became more complex and possible actions increased. Determining the best move required you to evaluate multiple options and anticipate the actions of other players.
Integrated circuit design has followed a similar path. Early on, design rules were absolute and finite. The path to yield was fairly simple " comply with all the design rules, and yield would follow. Designers didn't need to worry too much about what happened in the fab after tape-out.
In the nanometer era, the game has changed. Yield success is much harder to achieve, because of the increased number and complexity of variables affecting manufacturability. The definition of yield itself has changed, now incorporating measures of variable power management, multi-modal performance and circuit integrity. The designer's strategy must shift from simple design rule compliance to the definition and design of the optimal layout for the highest yield.
The most obvious factor is the exponential explosion of feature count and design rules resulting from finer feature size and increasing interconnects (Figure 1). There are more DRC rules, and they are much more complex and often interdependent. Feature-based (systematic) defects are overtaking particle-based (random) defects as a cause of yield loss.
December 17, 2007 -- edadesignline.com
Can you remember the first game you ever played? It probably had very few rules, very few actions and a straightforward path to success. As you grew older, your games became more complicated. Rules became more complex and possible actions increased. Determining the best move required you to evaluate multiple options and anticipate the actions of other players.
Integrated circuit design has followed a similar path. Early on, design rules were absolute and finite. The path to yield was fairly simple " comply with all the design rules, and yield would follow. Designers didn't need to worry too much about what happened in the fab after tape-out.
In the nanometer era, the game has changed. Yield success is much harder to achieve, because of the increased number and complexity of variables affecting manufacturability. The definition of yield itself has changed, now incorporating measures of variable power management, multi-modal performance and circuit integrity. The designer's strategy must shift from simple design rule compliance to the definition and design of the optimal layout for the highest yield.
The most obvious factor is the exponential explosion of feature count and design rules resulting from finer feature size and increasing interconnects (Figure 1). There are more DRC rules, and they are much more complex and often interdependent. Feature-based (systematic) defects are overtaking particle-based (random) defects as a cause of yield loss.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Achieving Your Low Power Goals with Synopsys Ultra Low Leakage IO
- Achieving Unprecedented Power Savings with Analog ML
- Paving the way for the next generation audio codec for TRUE Wireless Stereo (TWS) applications - PART 4 : Achieving the ultimate audio experience
- The Age of the Monster Chip
- Achieving Groundbreaking Performance with a Digital PLL
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)