English
Using Off-the-Shelf Technology with an FPGA to Replace Custom Hardware
Part 2: Picking platforms, tools
By Rick Kuhlman, National Instruments
December 14, 2007 -- pldesignline.com
Part 1 of this two-part series focused on choosing the right hardware platform for industrial and control applications and discussed some of the challenges design engineers face. This article examines the issues designers need to keep in mind when creating custom hardware in an industrial setting.
While there are many advantages to making in-house proprietary systems, there are also a number of important benefits to using a commercial off-the-shelf (COTS) technology. This article explores some of these issues while developing a case for COTS hardware that includes a field-programmable gate array (FPGA) as a feasible and flexible way to replace custom hardware.
By Rick Kuhlman, National Instruments
December 14, 2007 -- pldesignline.com
Part 1 of this two-part series focused on choosing the right hardware platform for industrial and control applications and discussed some of the challenges design engineers face. This article examines the issues designers need to keep in mind when creating custom hardware in an industrial setting.
While there are many advantages to making in-house proprietary systems, there are also a number of important benefits to using a commercial off-the-shelf (COTS) technology. This article explores some of these issues while developing a case for COTS hardware that includes a field-programmable gate array (FPGA) as a feasible and flexible way to replace custom hardware.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- SoC NoCs: Homegrown or Commercial Off-the-Shelf?
- Off-the-Shelf Chiplets Open New Market Opportunities
- ISA optimizations for hardware and software harmony: Custom instructions and RISC-V extensions
- A Cost-Effective Reuse Method of Off-the-Shelf MIMO Wireless LAN IPs with a Nested Spatial Mapping
- Developing processor-compatible C-code for FPGA hardware acceleration
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)