Analysis: ZSP800 and VZ.AudioHD platform
January 16, 2008 -- dspdesignline.com
Verisilicon, the company that purchased the ZSP line of DSP cores in 2006, just released its first new DSP core, the ZSP800. The ZSP800 is more evolutionary than revolutionary. It shares the same basic architecture as the ZSP540/560 cores, with various improvements such as new application-specific instructions and a higher clock rate of 450 MHz in a 65 nm process. (All clock speeds in this analysis assume worst-case conditions.)
The ZSP800.
The core mainly targets HD audio—specifically next gen HD-DVD and Blu-Ray players. To this end, Verisilicon has invested much of its development effort into growing the already impressive library of audio codecs it inherited with the ZSP cores. The company now offers all audio codecs (mandatory and optional) in the HD-DVD and Blu-Ray specifications—a feat no other vendor has yet to match. It also offers a comprehensive set of other common audio software modules such as sample rate converters, mixers, EQ effects, etc. The audio software suite is offered as part of the VZ.AudioHD platform, which also includes the ZSP800 core and a system software framework.
E-mail This Article | Printer-Friendly Page |
|
Verisilicon, Inc. Hot IP
Related Articles
- A Performance Architecture Exploration and Analysis Platform for Memory Sub-systems
- System Performance Analysis and Software Optimization Using a TLM Virtual Platform
- Analysis: CEVA's ''Lite'' Mobile Multimedia Platform
- Design-Stage Analysis, Verification, and Optimization for Every Designer
- Performance Evaluation of machine learning algorithms for cyber threat analysis SDN dataset
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)