English
Putting the system in electronic system design
Ken Karnofsky, The MathWorks
(02/04/2008 9:00 AM EST), EE Times
You've heard it before. Increasingly complex systems and technologies like multicore processors and FPGAs have rendered old design methodologies obsolete. New approaches are needed: system-level abstractions that handle complexity, and tools that automate the costly, time-consuming steps between concept and implementation.
Within the realm of processor-centric system-on-chip design and verification, electronic system-level (ESL) methods aim to address some of the problems. Various approaches and commercial tools have been introduced (and others repackaged) since EDA analyst Gary Smith coined the term ESL several years ago. The tools enable hardware designers to model complex SoC architectures, permitting software developers to start writing code before hardware is available, and in some cases aiding hardware component implementation.
But the narrow scope of most ESL approaches and tools has limited their adoption. A more encompassing methodology, one that steps beyond the SoC, is needed to slash time, cost and errors in complex system development. The new methodology should:
(02/04/2008 9:00 AM EST), EE Times
You've heard it before. Increasingly complex systems and technologies like multicore processors and FPGAs have rendered old design methodologies obsolete. New approaches are needed: system-level abstractions that handle complexity, and tools that automate the costly, time-consuming steps between concept and implementation.
Within the realm of processor-centric system-on-chip design and verification, electronic system-level (ESL) methods aim to address some of the problems. Various approaches and commercial tools have been introduced (and others repackaged) since EDA analyst Gary Smith coined the term ESL several years ago. The tools enable hardware designers to model complex SoC architectures, permitting software developers to start writing code before hardware is available, and in some cases aiding hardware component implementation.
But the narrow scope of most ESL approaches and tools has limited their adoption. A more encompassing methodology, one that steps beyond the SoC, is needed to slash time, cost and errors in complex system development. The new methodology should:
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Electronic system-level approach shortens SoC design
- Electronic system-level development: Finding the right mix of solutions for the right mix of engineers
- A look inside electronic system level (ESL) design
- Electronic musical instruments design: what's inside counts
- Why Transceiver-Rich FPGAs Are Suitable for Vehicle Infotainment System Designs
New Articles
- Hardware-Assisted Verification: The Real Story Behind Capacity
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- SoC design: What's next for NoCs?
- How to Save Time and Improve Communication Between Semiconductor Design and Verification Engineers
- Synopsys Foundation IP Enabling Low-Power AI Processors
Most Popular
- System Verilog Assertions Simplified
- Hardware-Assisted Verification: The Real Story Behind Capacity
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)