English
Power mode technologies verify today's SoCs
Tom Anderson, Cadence Design Systems
(02/27/2008 9:32 AM EST) -- EE Times
The power architectures on today's power-cycled system-on-chip designs can be distressingly complex. Multiple power domains with many power modes require a thorough verification process.
Five technologies " PDML specification, power-aware simulation, structural power checks, power-related assertions and formal analysis of the power control logic " provide outstanding checking and coverage while shaving half the power verification time. These technologies are the key components of an effective power verification methodology to ensure that low-power design produces high-confidence chips.
In today's power-cycled systems-on-chip (SoCs), the power budget is lowered by reducing or shutting off power to regions of the device known as power domains. First-generation power-cycled SoC designs have only a few power domains, but newer designs now under development will feature as many as 20, producing numerous power modes.
(02/27/2008 9:32 AM EST) -- EE Times
The power architectures on today's power-cycled system-on-chip designs can be distressingly complex. Multiple power domains with many power modes require a thorough verification process.
Five technologies " PDML specification, power-aware simulation, structural power checks, power-related assertions and formal analysis of the power control logic " provide outstanding checking and coverage while shaving half the power verification time. These technologies are the key components of an effective power verification methodology to ensure that low-power design produces high-confidence chips.
In today's power-cycled systems-on-chip (SoCs), the power budget is lowered by reducing or shutting off power to regions of the device known as power domains. First-generation power-cycled SoC designs have only a few power domains, but newer designs now under development will feature as many as 20, producing numerous power modes.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Cadence Hot IP
Related Articles
- SignatureIP's iNoCulator Tool - a Simple-to-use tool for Complex SoCs
- High Speed, Low Power and Flexibility Drive DisplayPort's Increasing Popularity
- Moving from SoCs to Chiplets could help extend Moore's Law
- How NoCs ace power management and functional safety in SoCs
- PCIe 5.0 vs. Emerging Protocol Standards - Will PCIe 5.0 Become Ubiquitous in Tomorrow's SoCs?
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)