English
How to implement a high-definition video design framework for FPGAs
By Suhel Dhanani and Girish Malipeddi, Altera
April 06, 2008 -- pldesignline.com
Almost all new design starts for video/imaging systems – be it in broadcast, studio, medical, or military applications – is processing high-definition (HD) video signals. A frame of HD video has between 5 to 12 times the numbers of pixels as the frame of SD video as illustrated in Table 1.
Table 1. Frame sizes in pixels for different HD resolutions compared to standard definition (SD).
This increase in the number of pixels per frame directly translates into increased video processing throughput requirements that drive most of HD video system designs to FPGAs.
With inherently parallel DSP blocks, an abundance of embedded memory blocks, a large number of registers, and high speed memory interfaces, FPGAs are ideal for HD video system design. However, HD video signal processing on FPGAs also has significant challenges, such as implementing efficient external frame buffer interface, interfacing different video function blocks, integrating the signal processing to the on-chip processor, as well as rapid debug and prototyping.
This article explores a video design framework that can alleviate some of these challenges and allow for a faster design cycle. The components of the video design framework described can be used collectively or designers can pick and choose to suit an in-house design flow and methodology.
April 06, 2008 -- pldesignline.com
Almost all new design starts for video/imaging systems – be it in broadcast, studio, medical, or military applications – is processing high-definition (HD) video signals. A frame of HD video has between 5 to 12 times the numbers of pixels as the frame of SD video as illustrated in Table 1.
Table 1. Frame sizes in pixels for different HD resolutions compared to standard definition (SD).
This increase in the number of pixels per frame directly translates into increased video processing throughput requirements that drive most of HD video system designs to FPGAs.
With inherently parallel DSP blocks, an abundance of embedded memory blocks, a large number of registers, and high speed memory interfaces, FPGAs are ideal for HD video system design. However, HD video signal processing on FPGAs also has significant challenges, such as implementing efficient external frame buffer interface, interfacing different video function blocks, integrating the signal processing to the on-chip processor, as well as rapid debug and prototyping.
This article explores a video design framework that can alleviate some of these challenges and allow for a faster design cycle. The components of the video design framework described can be used collectively or designers can pick and choose to suit an in-house design flow and methodology.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Intel FPGA Hot IP
Related Articles
- High-definition video scaler ASIC development from FPGA
- How to implement high-speed 667 Mbps DDR2 interfaces with FPGAs
- How to use FPGAs to implement high-speed RLDRAM II interfaces
- High Definition, Low Bandwidth -- Implementing a high-definition H.264 codec solution with a single Xilinx FPGA
- How FPGAs are breathing new life into the analog video format
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Layout versus Schematic (LVS) Debug
- Usage of Multibit Flip-Flop and its Challenges in ASIC Physical Design