English
C-based coprocessor design, part 1: SIMD architecture
Update: Exar Corporation Acquires Altior Inc. to Provide Additional Growth in Data Compression (February 19, 2013)
By V. A. Chouliaras, Loughborough University, and Chad Spackman, CTO, CebaTech Inc.Programmable architectures, including micro-coded data-parallel accelerators, are the backbone processing engines in high performance ASICs. Traditionally, such architectures have been implemented at register transfer level (RTL), as this level of abstraction is sufficiently close to the actual hardware architecture and is fully supported by the mainstream ASIC and FPGA synthesis flows.
With the introduction of disruptive electronic system level (ESL) synthesis tools such as CebaTech Inc.'s C2R Compiler, large scale accelerators can be described at a higher abstraction level. At the same time, the processor architect maintains full control over the ESL synthesis process by using advanced features such as precise interface inference, user-specified clocking, explicit data (DLP) level and thread (TLP) level parallelism as well as combinatorial logic.
This article elaborates on the use of the C2R compiler for implementing a 2-way LIW/SIMD hybrid accelerator, attached to a scalar processor core, with configurable micro-architecture and programmer's model/ISA. The accelerator was designed for the ITU-T G723.1 and G729.A speech coding standards.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Architecture-oriented C optimization, part 1: DSP features
- C-based coprocessor design, part 2: Datapath customization
- Reconfiguring Design -> C-based architecture assembly supports custom design
- Understand LTE-A Release 12 transmitter architecture: Part 1
- Low-Power Intel Architecture Platform for In-Vehicle Infotainment - Part 1: Overview
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)