English
PCI Express goes everywhere
Jag Bolaria, The Linley Group
EE Times (07/18/2008 3:00 PM EDT)
PCI Express HAS become the leading chip interconnect, dominating in servers, storage systems and PCs. PC economies of scale have spurred processor and ASIC suppliers to integrate PCIe interfaces. In turn, those chips are driving PCI Express into embedded systems and networking.
The Linley Group estimates last year's market for PCI Express connectivity products, primarily bridges and switches, at $55 million. Most of the revenue was from the server and storage segments.
We expect the connectivity market to exceed $195 million by 2011. Much of the growth will come from communications and embedded. A breakout of this market is detailed in The Linley Group report "A Guide to High-Speed Interconnects."
PCIe has evolved from the 2.5-Gbit/second serial data rate of the original spec (Gen1) to 5 Gbits/s in v2.0 (Gen2). Multigigabit-rate requirements for networking and the adoption of blade servers are driving the need for Gen2.
Requirements in server, storage, embedded and networking applications differ, however, from the standard PCIe configuration in PCs. PC applications focus on low cost, with four-layer boards and small trace lengths.
EE Times (07/18/2008 3:00 PM EDT)
PCI Express HAS become the leading chip interconnect, dominating in servers, storage systems and PCs. PC economies of scale have spurred processor and ASIC suppliers to integrate PCIe interfaces. In turn, those chips are driving PCI Express into embedded systems and networking.
The Linley Group estimates last year's market for PCI Express connectivity products, primarily bridges and switches, at $55 million. Most of the revenue was from the server and storage segments.
We expect the connectivity market to exceed $195 million by 2011. Much of the growth will come from communications and embedded. A breakout of this market is detailed in The Linley Group report "A Guide to High-Speed Interconnects."
PCIe has evolved from the 2.5-Gbit/second serial data rate of the original spec (Gen1) to 5 Gbits/s in v2.0 (Gen2). Multigigabit-rate requirements for networking and the adoption of blade servers are driving the need for Gen2.
Requirements in server, storage, embedded and networking applications differ, however, from the standard PCIe configuration in PCs. PC applications focus on low cost, with four-layer boards and small trace lengths.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
New Articles
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution