Microcontroller architectures, then and now
EE Times (08/01/2008 6:00 PM EDT)
For a system designer looking to choose a microcontroller, the vast array of available MCUs can make the search quite complex. Silicon Labs has announced an 8-bit microcontroller with a core voltage of 0.9 volt. Texas Instruments makes many low-power claims with the 16-bit MSP430. Infineon and Freescale have many automotive microcontrollers to go along with their extensive nonautomotive MCU lineups. Atmel's AVR and Microchip's PIC families keep adding variations. New 32-bit ARM Cortex-M3 devices are constantly being announced, while the 8-bit 8051 core still forms the basis of many diverse microcontrollers. And market leader Renesas has something for everyone.
To work through the thicket of choices, it's helpful to assess current trends in the industry. How are microcontrollers changing? What will future microcontrollers look like? Perhaps most crucial from the designer's point of view are the trends toward lower power and greater integration.
Power is on the minds of the microcontroller vendors today, and with good reason. Many applications now run on batteries, in situations where the system power consumption is directly related to the run-time, or life of the system. Also, as the world grapples with rising energy prices and global warming, even applications that are plugged into the wall need to reduce the juice.
There are two types of power dissipation figures to watch for: dynamic and static power. Dynamic, or operating, power addresses the power consumed during a typical application. This is where the general efficiencies of the microcontroller architecture come into play. Static power (also called standby or leakage power) represents the power the device consumes when in standby or other low-power mode. This is critical for many battery-powered applications, especially those waiting for an external event before any processing takes place.
E-mail This Article | Printer-Friendly Page |
Related Articles
- Select the Right Microcontroller IP for Your High-Integrity SoCs
- Automotive Architectures: Domain, Zonal and the Rise of Central
- FPGAs - The Logical Solution to the Microcontroller Shortage
- IO and multiprotocol processing in highly demanding embedded architectures
- The Tradeoffs of Low Dropout (LDO) Voltage Regulator Architectures and the Advantages of "Capless" LDOs
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)