Smart camera basics: Matching image sensor, analytics and processor performance
By John Weber, Technology Specialist, Avnet
dspdesignline.com -- August 08, 2008
Intelligent network cameras -- the basics
Video security systems today, thanks to technology, are far more efficient than just a few years ago. Modern digital video surveillance systems record video directly to a rewriteable media such as hard disk or flash drive. Cameras can be connected to standard data networks and the Internet for monitoring and control via secure communications anywhere in the world.
Adding intelligence to the surveillance camera makes the entire system more economical. As an example, to record video when nothing of interest is going on in the scene is pointless. Modern electronics can easily discern movement in a scene and trigger recording only during those moments, reducing the amount of storage capacity needed.
A more significant cost reduction comes in the form of automatic monitoring which reduces the need for human video scanning and has the additional effect of a more reliable system by reducing human error.
Figure 1: Intelligent network security system
I offer the following table to illustrate the benefits of modern technology in intelligent network cameras.
Table 1: Technologies in intelligent network cameras
Next: Essential network camera ingredients -- digital image capture, image sensors
E-mail This Article | Printer-Friendly Page |
Related Articles
- Performance analysis of 8-bit pipelined Asynchronous Processor core
- Performance optimization using smart memory controllers, Part 1
- Optimizing Sensor Performance with 1T-OTP Trimming
- Multimode sensor processing using Massively Parallel Processor Arrays (MPPAs)
- Characterizing licensable core performance; Find out why comparing processor cores is tricky and learn what to look for.
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)