Building a multi-voltage, high performance, ultra low standby power 32-bit MCU
dspdesignline.com (August 27, 2008)
Requirements for increasing computing power and more integrated functions are driving a growing number of applications from 16-bit to 32-bit microcontrollers.
This is equally true for battery powered applications, which benefit from the lower voltage supply, as well as the high performance and small die size achieved by 32-bit devices that are based on advanced CMOS process.
However, deep submicron technologies also have a very important drawback: their much higher leakage is a major issue, especially for the limited power resources of a battery powered application.
To enable migration, new 32-bit microcontrollers, including general purpose devices, must provide very efficient ultra low power modes for long term standby.
In this article I will describe how STMicroelectronics engineers enhanced its Cortex-M3 core-based STM32 microcontrollers with low power modes and features that mitigate the impacts of leakage on battery powered applications where static current may be a major contributor to consumption.
Specifically I will address innovations in "ultra low power standby" and Real Time Clock implementation in our STM32 ARM Cortex-M3 core-based microcontrollers.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related Articles
- Interfacing High Performance 32-bit Cores To MCU-based Memory Architectures
- A High Density, High Performance, Low Power Level Shifter
- Asynchronous DSPs: Low power, high performance
- Mixed Signal Drivers for Ultra Low Power and Very High Power Applications
- A Flexible, Low Power, High Performance DSP IP Core for Programmable Systems-on-Chip
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow