Original Lossless codec IP core - Full HD 30fps@126MHz (1Sample/clk)
Architecture-oriented C optimization, part 1: DSP features
By Mr. Eran Belaish, CEVA
dspdesignline.com (August 27, 2008)
Know your hardware! That's what it's all about. Using programming guidelines derived from the processor's architecture can dramatically improve performance of C applications. In some cases, it can even make the difference between having the application implemented in C and having it implemented in assembly. Well written C code and an advanced compiler that utilizes various architectural features often reach performance results similar to those of hand written assembly code. A quick survey of assembly coding drawbacks should make it fairly clear why real-time programmers need architecture oriented programming guidelines in their toolkit.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Ceva, Inc. Hot IP
Related Articles
- Architecture-oriented C optimization, part 2: Memory and more
- C-based coprocessor design, part 1: SIMD architecture
- Embedded DSP Software Design on a Multicore SoC Architecture: Part 1
- Understand LTE-A Release 12 transmitter architecture: Part 1
- Performance optimization using smart memory controllers, Part 1
New Articles
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution