Audio ADC buffer design secrets: Interfacing to audio ADC sampling circuits
audiodesignline.com (October 03, 2008)
There are several aspects of audio converter design that are generally not well understood but have a dramatic impact on performance, both measurable and audible. Audio converter IC manufacturers generally give circuit recommendations to address these issues but rarely discuss the reasoning behind these suggestions, how performance is affected and why it is important to follow the rules.
However, once a designer has an insight into the issues, it is possible to identify the compromises that often exist in the manufacturers recommendations. This can lead to intelligent insights to lower cost, or in some instances, improve performance.
One of these areas is interfacing to the sampling networks of analog-to-digital-converters. Today's high-performance A/D converters are based on highly oversampled multi-bit delta-sigma conversion with sampling circuits that operate at frequencies several orders of magnitude beyond the audio range. An understanding of how to properly interface to these networks is probably the least understood topic in A/D systems design and remains one of the "magical" areas of audio circuit design.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related Articles
- Analysis and Summary on Clock Generator Circuits and PLL Design
- An Introduction to Direct RF Sampling in a World Evolving Towards Chiplets - Part 1
- Writing a modular Audio Post Processing DSP algorithm
- Audio Validation in Multimedia Systems and its Parameters
- Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow