English
Real-time driver drowsiness tracking system
By Dave Elliott, Altera
pldesignline.com (October 15, 2008)
Abstract
Statistics derived from a representative sample of traffic accidents state that approximately 20% of traffic accidents are due to drivers' drowsy driving. Additionally, drowsy driving is the reason for 22%-30% of severe traffic accidents resulting in death.
To address the dangers of highway drivers who doze off at the wheel, vehicle manufacturers as well as technology companies are unveiling sophisticated new driver drowsiness alert systems.
Many of these solutions are developed with technologies such as embedded systems, digital signal processing, and intelligent control. For designers wanting to enhance metrics such as real-time performance, accuracy, and reliability, however, technology that includes embedded soft-core processors and programmable logic can offer a more flexible, extensible foundation.
This article examines a prototypical real-time driver drowsiness tracking system based on a soft-core embedded processor, an FPGA, and a system-on-a-chip (SOC) architecture.
Are we keeping you awake?
Whether drifting into another lane or flat-out falling asleep at the wheel, drowsy drivers are one of the road's most dangerous hazards. The challenge lies in preventing fatigued motorists from continuing behind the wheel. Vehicle manufacturers and technology companies alike are committed to tackling this problem, devoting research and development resources to enhancing drowsy driver monitoring equipment.
Many of these systems utilize a mix of embedded, digital signal processing (DSP), and intelligent control technologies. For equipment designers who want to enhance metrics such as real-time performance, accuracy, and reliability, however, embedded soft-core processors and programmable logic can support a more flexible, extensible underlying foundation. Further, designing the equipment using a system-on-a-chip (SOC) architecture can simplify design complexity, debugging, and system maintenance.
A student design team from South China University of Technology devised a way to tap into the performance and design advantages of a soft-core, 32-bit embedded processor, an FPGA, and SOC design methodologies to create a prototypical real-time driver drowsiness tracking system. By using an FPGA in the embedded design, the team was able to take advantage of the logic rich resources of the device for complex system-level functions.
pldesignline.com (October 15, 2008)
Abstract
Statistics derived from a representative sample of traffic accidents state that approximately 20% of traffic accidents are due to drivers' drowsy driving. Additionally, drowsy driving is the reason for 22%-30% of severe traffic accidents resulting in death.
To address the dangers of highway drivers who doze off at the wheel, vehicle manufacturers as well as technology companies are unveiling sophisticated new driver drowsiness alert systems.
Many of these solutions are developed with technologies such as embedded systems, digital signal processing, and intelligent control. For designers wanting to enhance metrics such as real-time performance, accuracy, and reliability, however, technology that includes embedded soft-core processors and programmable logic can offer a more flexible, extensible foundation.
This article examines a prototypical real-time driver drowsiness tracking system based on a soft-core embedded processor, an FPGA, and a system-on-a-chip (SOC) architecture.
Are we keeping you awake?
Whether drifting into another lane or flat-out falling asleep at the wheel, drowsy drivers are one of the road's most dangerous hazards. The challenge lies in preventing fatigued motorists from continuing behind the wheel. Vehicle manufacturers and technology companies alike are committed to tackling this problem, devoting research and development resources to enhancing drowsy driver monitoring equipment.
Many of these systems utilize a mix of embedded, digital signal processing (DSP), and intelligent control technologies. For equipment designers who want to enhance metrics such as real-time performance, accuracy, and reliability, however, embedded soft-core processors and programmable logic can support a more flexible, extensible underlying foundation. Further, designing the equipment using a system-on-a-chip (SOC) architecture can simplify design complexity, debugging, and system maintenance.
A student design team from South China University of Technology devised a way to tap into the performance and design advantages of a soft-core, 32-bit embedded processor, an FPGA, and SOC design methodologies to create a prototypical real-time driver drowsiness tracking system. By using an FPGA in the embedded design, the team was able to take advantage of the logic rich resources of the device for complex system-level functions.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Intel FPGA Hot IP
Related Articles
- Processor Design and Implementation for Real-Time Testing of Embedded Systems
- Real-Time Video System Design Based on the NIOS II Processor and µCLinux
- Virtual prototypes simplify real-time embedded system power modeling
- Optimizing embedded software for real-time multimedia processing
- Real-Time Trace: A Better Way to Debug Embedded Applications
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)