Follow guidelines to develop an efficient portable power solution
mobilehandsetdesignline.com (November 12, 2008)
A look at efficiency from a system perspective drives design choices
Embedded system designs are becoming increasingly complex. The end-user expects a feature-rich product, typically powered by a small battery. Many designs require a compact form factor and perhaps most importantly low cost. The scope of an embedded product now extends to include power-hogging interfaces such as wireless LAN (WLAN), a hard disk drive, and larger LCDs. As a consequence, apart from the constraint for processing power, the performance of the power supply for portable systems needs to be improved on a continual basis.
This article presents a generic power supply design for an embedded system and examines the function of each module in the design. It also provides guidelines for selection of topologies and components, thermal and packaging aspects, battery management, and hooks that interface the circuit to intelligent power management software. The principles can prove to be useful for the power supply design of any embedded system with robust feature sets and must operate battery power. Portable media players and video-conferencing units are examples of this product space. Based on the building blocks described in this paper, the reader can choose appropriate components available from different IC manufactures for a specific design.
Building blocks of a power management unit
Specifying the exact functions and building blocks of the power circuit is usually a non-trivial job, especially because it directly affects the play time of the battery-powered system. The architecture may vary with various classes of embedded products and usage scenarios (consumer, industrial, military, etc.). Figure 1 shows the blocks of a power solution for a typical consumer application.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- Improving Battery-Powered Device Operation Time Thanks To Power Efficient Sleep Mode
- Accurate and Efficient Power estimation Flow For Complex SoCs
- Guidelines for early power analysis
- An ESD efficient, Generic Low Power Wake up methodology in an SOC
- Novel and efficient power grid design for lesser metal layer process SOC's
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)