English
TSMC 5nm (N5) 1.2V/1.8V/2.5V GPIO Libraries, multiple metalstacks
Build low power video SoCs with programmable multi-core video processor IP
By P V Suresh Babu, Director, Squid Design Systems
videsignline.com (November 21, 2008)
Multimedia applications are expanding constantly. With the advent of mobile Internet, mobile TV and the availability of huge bandwidth through broadband networks, market demand for new multimedia applications such as mobile Internet devices, portable media players and IPTV set top boxes is growing rapidly. Similarly, social networking, VOD and user-generated video content have created a need for generic video processing architectures that support higher video resolutions such as SD and HD, and flexibility to host multiple applications like video playback, recording, transcoding and editing.
Most battery operated devices use fixed function video ASICs that tend to restrict application flexibility for the sake of obtaining a power consumption advantage. This sacrifice is not necessary. Programmable video architecture designs which consider area optimization, power optimization and programmability, and use proprietary data flow processing techniques, bring the advantages of flexibility to incorporate new features, with power consumption equivalent to ASIC implementations. A programmable video architecture provides the flexibility and capability to add new applications such as editing and transcoding, apart from video playback and recording.
To bring high resolution video processing and support for various features, SoC designers must optimize the power consumption of all components within the application. Keeping in mind present and future application demands, flexibility is also a key requirement for the video processing IP.
videsignline.com (November 21, 2008)
Multimedia applications are expanding constantly. With the advent of mobile Internet, mobile TV and the availability of huge bandwidth through broadband networks, market demand for new multimedia applications such as mobile Internet devices, portable media players and IPTV set top boxes is growing rapidly. Similarly, social networking, VOD and user-generated video content have created a need for generic video processing architectures that support higher video resolutions such as SD and HD, and flexibility to host multiple applications like video playback, recording, transcoding and editing.
Most battery operated devices use fixed function video ASICs that tend to restrict application flexibility for the sake of obtaining a power consumption advantage. This sacrifice is not necessary. Programmable video architecture designs which consider area optimization, power optimization and programmability, and use proprietary data flow processing techniques, bring the advantages of flexibility to incorporate new features, with power consumption equivalent to ASIC implementations. A programmable video architecture provides the flexibility and capability to add new applications such as editing and transcoding, apart from video playback and recording.
To bring high resolution video processing and support for various features, SoC designers must optimize the power consumption of all components within the application. Keeping in mind present and future application demands, flexibility is also a key requirement for the video processing IP.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Using FPGAs to build a compact, low cost, and low power Ethernet-to-Network Processor bridge
- Method for Booting ARM Based Multi-Core SoCs
- Chips in Space -- MacSpace, A Record Throughput Multi-Core Processor for Satellites
- Using drowsy cores to lower power in multicore SoCs
- Multi-core, multi-IP reduce development time for infotainment apps
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Layout versus Schematic (LVS) Debug
- Usage of Multibit Flip-Flop and its Challenges in ASIC Physical Design