English
Video transcoding techniques and applications
By Asheesh Bhardwaj, Software Chip Architecture and Specifications, Texas Instruments
dspdesignline.com (January 30, 2009)
Video transcoding was once a fairly straightforward process of decoding and then re-encoding, but some applications can avoid the brute force method and save system resources as a result.
Audio-video transcoding has historically been considered a straightforward, traditional affair in which the encoded source video was decoded to produce a not-quite-perfect version of the original uncompressed content and then re-encoded into the format required for transport or viewing.
As the number of video compression algorithms has grown and more low-cost consumer systems have begun using digital video, the brute force approach has come under scrutiny by engineers who have been tasked with designing low cost systems with good video performance. Although the brute force approach produces a high quality video result, quality decreases with each encode/decode cycle because artifacts are included in the coding as if they were valid data. Other drawbacks include:
dspdesignline.com (January 30, 2009)
Video transcoding was once a fairly straightforward process of decoding and then re-encoding, but some applications can avoid the brute force method and save system resources as a result.
Audio-video transcoding has historically been considered a straightforward, traditional affair in which the encoded source video was decoded to produce a not-quite-perfect version of the original uncompressed content and then re-encoded into the format required for transport or viewing.
As the number of video compression algorithms has grown and more low-cost consumer systems have begun using digital video, the brute force approach has come under scrutiny by engineers who have been tasked with designing low cost systems with good video performance. Although the brute force approach produces a high quality video result, quality decreases with each encode/decode cycle because artifacts are included in the coding as if they were valid data. Other drawbacks include:
-
Processor demands: As the algorithms have become more efficient, they have also become more complex and require greater processing capability, especially if the conversion is expected to be executed in real time. Even if a chip used for transcoding can handle the brute force approach, a less computationally-intensive method would allow the same chip to handle more channels and reduce overall system cost.
-
Memory resources: The decode/encode operation typically requires the decoded data to be stored in memory and extra memory increases the system bill of materials. Particularly in price-sensitive consumer devices, this can mean the difference between market success and failure.
- Network bandwidth
- Processing power in the mobile phone
- Display resolution
- Memory size
- And -- a parameter not normally thought of in video playback -- the mobile phone's energy consumption.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Transcoding video with parallel programming on multi-core processors
- Implementing the right audio/video transcoding scheme in consumer SoC devices
- Optimizing Analog Layouts: Techniques for Effective Layout Matching
- Advanced Topics in FinFET Back-End Layout, Analog Techniques, and Design Tools
- Reducing Power Hot Spots through RTL optimization techniques
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)