English
Viewpoint: Standard FPGA-based emulation will prevail
Lauro Rizzatti, EVE-USA
(02/24/2009 3:50 PM EST)
While emulation is fast becoming the most popular verification tool because design sizes and complexity are defeating software simulation, there's a wide disparity in the kinds of commercially available emulators.
The differences between emulators based on standard field programmable gate arrays (FPGAs) and those based on custom chips, whether based on custom processors or custom FPGAs, are vast. Moving forward, the standard FPGA-based emulator will ultimately prevail. If nothing else, for economical reasons.
Re-tooling and non-recurring engineering (NRE) charges are exceedingly expensive below 65nm and an emulation market of $200 million is not big enough for a large EDA vendor to justify $30 million to develop the custom chip.
On the other hand, there is a clear and sensible roadmap through the use of standard FPGAs at 45- and 32nm and beyond.
(02/24/2009 3:50 PM EST)
While emulation is fast becoming the most popular verification tool because design sizes and complexity are defeating software simulation, there's a wide disparity in the kinds of commercially available emulators.
The differences between emulators based on standard field programmable gate arrays (FPGAs) and those based on custom chips, whether based on custom processors or custom FPGAs, are vast. Moving forward, the standard FPGA-based emulator will ultimately prevail. If nothing else, for economical reasons.
Re-tooling and non-recurring engineering (NRE) charges are exceedingly expensive below 65nm and an emulation market of $200 million is not big enough for a large EDA vendor to justify $30 million to develop the custom chip.
On the other hand, there is a clear and sensible roadmap through the use of standard FPGAs at 45- and 32nm and beyond.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- PRODUCT HOW-TO: Debugging hardware designs with an FPGA-based emulation tool
- FPGA-based coprocessors simplify ASIC emulation
- Reduce Time to Market for FPGA-Based Communication and Datacenter Applications
- How to Reduce FPGA Logic Cell Usage by >x5 for Floating-Point FFTs
- FPGA-Based Functional Safety for Industrial Applications
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow