Ensuring software quality & reliability with configuration & change management
Configuration management is a fundamental product development process. In fact, we would say "you don't know what you are doing if you don't know what you have;" that is, you don't have much of an organization if you don't know what your product is or the resources that are available.
We know from experience in various companies that an optimally running configuration management program will reduce erroneous fault reports and will also stream line test times. Manufacturing firms with good configuration management systems bring their part numbers and product releases under control.
In general, the enterprise is completely dependent on robust configuration management, whether the product is software, firmware, or hardware. Sending the customer the incorrect version of a product is a quick way to become a "de-sourced" supplier.
The Purpose of Configuration Management
Not only that, but we can have straightforward traceability of function and feature growth over specification revisions as well as over content--hardware and software--delivery. Throughout the process (Figure 1, below), we can always clearly identify changes, execute pre-release containment, and identify compatible components within a system.
Figure 1. Configuration Management Process
E-mail This Article | Printer-Friendly Page |
Related Articles
- Hardware Configuration Management and why it's different than Software Configuration Management
- Are you optimizing the benefits of cloud computing for faster reliability verification?
- Out of the Verification Crisis: Improving RTL Quality
- Managing the complexity of embedded software development through design automation tools
- Power management in embedded software
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)