Updating the High Definition Content Protection Standard with Version 2.0
Update: Synopsys Expands Security Solutions with Acquisition of Elliptic Technologies (June 29, 2015)
By Al Hawtin, Elliptic TechnologiesEmbedded.com (06/17/09, 03:15:00 PM EDT)
Hollywood and other content owners remain determined to implement content protection of high-definition movies. This is evidenced through the new security standard in Blu-Ray DVDs and the continued improvements in the link protection standard known as the High Definition Content Protection security standard.
HDCP security is administered by the Digital Content Protection LLC which is a subsidiary of Intel. HDCP Rev. 1.x has been in existence since 1999 and will shortly be supplemented by HDCP Rev. 2.0 which was published in October of 2008.
This article will give a brief introduction of HDCP then dive into the recently announced upgrade and how it will be implemented. HDCP 2.0 (as it will be referred to in this article) is a dramatic improvement in security design and will be initially adopted in wireless networks targeted at the distribution of high-definition content in the home.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- TLM 2.0 Standard into Action: Designing Efficient Processor Simulators
- Low Power USB 2.0 PHY IP for High-Volume Consumer Applications
- Video content protection using secure embedded non-volatile memory for HDMI with HDCP
- What's the Difference Between CXL 1.1 and CXL 2.0?
- Design & Verify Virtual Platform with reusable TLM 2.0
New Articles
- Hardware-Assisted Verification: The Real Story Behind Capacity
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- SoC design: What's next for NoCs?
- How to Save Time and Improve Communication Between Semiconductor Design and Verification Engineers
- Synopsys Foundation IP Enabling Low-Power AI Processors
Most Popular
- System Verilog Assertions Simplified
- Hardware-Assisted Verification: The Real Story Behind Capacity
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- I2C Interface Timing Specifications and Constraints