English
Picking the right MPSoC-based video architecture: Part 2
Optimal CPU configurations and interconnections
By Santanu Dutta, Jens Rennert, Tiehan Lv, Jiang Xu, Shengqi Yang, and Wayne Wolf
Embedded.com (08/18/09, 12:15:00 AM EDT)
For the ever increasing set of media-processing applications, improving the performance of the execution of a single instruction stream often results in only a limited overall gain in the system performance. Intuition and experiments suggest that for these applications, much better performance can be achieved by employing multiple processors that share the burden of controlling the necessary real-time and non-real-time tasks.
By Santanu Dutta, Jens Rennert, Tiehan Lv, Jiang Xu, Shengqi Yang, and Wayne Wolf
Embedded.com (08/18/09, 12:15:00 AM EDT)
For the ever increasing set of media-processing applications, improving the performance of the execution of a single instruction stream often results in only a limited overall gain in the system performance. Intuition and experiments suggest that for these applications, much better performance can be achieved by employing multiple processors that share the burden of controlling the necessary real-time and non-real-time tasks.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Picking the right MPSoC-based video architecture: Part 4
- Picking the right MPSoC-based video architecture: Part 3
- Picking the right MPSoC-based video architecture: Part 1
- Debugging FPGA-based video systems: Part 2
- Providing memory system and compiler support for MPSoc designs: Customization of memory architectures (Part 2)
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow