Evaluating the performance of multi-core processors - Part 1
Choosing and using the right benchmarks
By Max Domeika, Embedded.com
(09/15/09, 05:55:00 PM EDT)
Determining the specific multi-core processor that will suit your embedded application needs is a challenge. Relying upon the marketing collateral from a given company is not sufficient because in many cases, the results quoted are specific to a given platform and ambiguous application; there is no guarantee your application will exhibit the same performance.
Therefore, it is important to understand the strengths and weaknesses of common benchmark suites that are used to gauge single processor and multi-core processor performance. In addition, the increased focus on energy efficiency has led to the development of benchmark suites that gauge power performance; a description of these benchmark suites is included.
Finally, in Part 2, two practical examples of using benchmark results to estimate system and application behavior are discussed:
1) How to use benchmark data to characterize application performance on specific systems.
2) How to apply performance benchmark suites to assist in estimating performance of your application.
E-mail This Article | Printer-Friendly Page |
Related Articles
- Evaluating the performance of multi-core processors - Part 2
- Using sub-RISC processors in next generation customizable multi-core designs: Part 1
- Performance Evaluation of Inter-Processor Communication Mechanisms on the Multi-Core Processors using a Reconfigurable Device
- Achieving multicore performance in a single core SoC using a multi-threaded virtual multiprocessor: Part 1
- Meeting Increasing Performance Requirements in Embedded Applications with Scalable Multicore Processors
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)