English
Seamless integration of multicore embedded systems
By Giuseppe De Simone, Paolo Pierani, and Massimo Quagliani from Ericsson
Embedded.com, (09/16/09, 11:55:00 AM EDT)
ABSTRACT
This paper presents a seamless and continuous integration approach that allows to gradually introduce performance improvements while preserving an established functional baseline in an embedded system with demanding characteristics requirements. The following topics will be addressed: how performance improvements can be broken down in small steps with objective and measurable goals, how to predict, verify and measure them. An ad-hoc fault localization strategy is also proposed to exploit the multi-core DSP hardware and minimize human troubleshooting time. The purpose and benefits of this approach is to avoid a big bang and find critical faults very early in the project and secure project lead time, quality and budget.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Meeting Increasing Performance Requirements in Embedded Applications with Scalable Multicore Processors
- Programming heterogeneous multicore embedded SoCs
- How FPGAs, multicore CPUs, and graphical programming are changing embedded design
- Co-Designed Cache Coherency Architecture for Embedded Multicore Systems
- Managing the coming explosion of embedded multicore virtualization
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone