English
Don't Let Metastability Cause Problems in Your FPGA-Based Design
By Jennifer Stephenson, Altera Corp.
pldesignline.com (September 29, 2009)
Metastability is a phenomenon that can cause system failure in digital devices such as FPGAs, when a signal is transferred between circuitry in asynchronous clock domains. This article describes metastability in FPGAs, explains why the phenomenon occurs, and discusses how it can cause design failures. The calculated mean time between failures (MTBF) due to metastability indicates whether designers should take steps to reduce the chance of such failures. This article also explains how MTBF is calculated from design and device parameters, and presents techniques to improve system reliability with increased MTBF.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Altera Hot IP
Related Articles
New Articles
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
- EAVS - Electra IC Advanced Verification Suite for RISC-V Cores
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
Most Popular
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
- System Verilog Assertions Simplified
- Synthesis Methodology & Netlist Qualification
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
- System Verilog Macro: A Powerful Feature for Design Verification Projects