English
Viewpoint: Solving the nanoscale IC design paradox
By Phil Bishop, CEO, Pyxis Technology, Inc.
edadesignline.com (October 14, 2009)
There is a paradox brewing in the layout of integrated circuit designs at nanometer nodes. IC design teams are choosing between layout automation vs. full custom design techniques.
While the automated layout tools seem fast, engineers may grow old fixing timing, power and yield problems on the back end of the flow. Meanwhile, full custom tools give designers more control over custom digital and mixed-signal circuit layouts, but the lack of automation can make project completion seem light-years away.
The nanoscale IC design paradox is that designers need both hands-on custom control and high-speed automation performance.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)