NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
Multi-core, multi-IP reduce development time for infotainment apps
By Matthias Wenzel, Renesas Technology Europe GmbH
embedded.com(11/04/09, 11:22:00 AM EST)
With its new SH7786, Renesas has introduced a new concept in modular multimedia processors and complete multimedia system solutions for the automotive industry. Single-chip and System-on-Chip (SoC) processors provide customers with scalable and integrated solutions within a single product family. The new range offers a multi-core and multi-IP design for increased scalability, a key consideration during software development. Renesas' goal with the new range is to keep customers' development cycles as short as possible while increasing performance with each new generation. This evolutionary approach, based on current architectures, ensures low-risk system integration. The established SH superscalar architecture has not been abandoned, but rather complemented and extended with a dual-core processor.
The SH7786 is the first dual-core processor in the SH4A family's CPU range and will be followed this year by a dual-core SOC, an evolution of the SH7775. Renesas Technology made an early decision to adopt multi-core technology and developed a prototype chip with four SH-4A CPU cores and maximum processing power of 4,320 MIPS at a clock frequency of 600 MHz.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- Chips in Space -- MacSpace, A Record Throughput Multi-Core Processor for Satellites
- Build low power video SoCs with programmable multi-core video processor IP
- Virtual Prototyping Environment for Multi-core SoC Hardware and Software Development
- Multimedia display development for automotive and industrial apps speeded by FPGA-plus-IP platform
- Bringing Order to Multi-Core Processor Chaos
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)