Use formal, online communication to deliver design quality closure
Stephane Bonniol, Satin IP Technologies
EE Times (11/16/2009 12:01 AM EST)
If an integrated circuit design is to meet the need for high-quality/low-risk implementation, the need for formal communication among the participants in the design process is obviously necessary. When design engineers, design managers and mask shop engineers are at multiple sites--each team and each site working within their own schedule constraints--moving communication online is a must.
Online communication lets system-on-chip integrators do their jobs in parallel to intellectual property design and software development, and in complete awareness of the design-for-mask-manufacturing (DFFM) constraints imposed by the next engineering steps.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related Articles
- Analog design quality closure: What’s missing from current flows?
- ESC: Formal spec languages ensure design code quality
- How to Save Time and Improve Communication Between Semiconductor Design and Verification Engineers
- Optimizing Automated Test Equipment for Quality and Complexity
- Certifying RISC-V: Industry Moves to Achieve RISC-V Core Quality
New Articles
- Understanding MACsec and Its Integration
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution