Multicore technologies and software challenges
By Rajagopal Nagarajan, Mindtree
Embedded.com (12/29/09, 12:06:00 PM EST)
Multicore processors, which are basically processors with more than one core, are entering mainstream. Today, even desktops are having two or four cores and this trend is picking up and will only accelerate in coming years. This article looks at the drivers for the multicore, the challenges posed to the software community by the emergence of multicore technologies, the different options available in software and how the software community is likely to react to the challenges.
In recent times, there has been a perceptible slow down in the Moore's Law. Moore's Law says that the number of transistors will double in every 18 months. Well, transistor count is doubling, but performance is not keeping in pace. Performance kept pace till 2002 due to technologies like pipelining, caching and superscalar designs. After that however, the gap has started becoming visible as the returns from these technologies began to yield diminishing returns.
E-mail This Article | Printer-Friendly Page |
|
MindTree Hot IP
Related Articles
- Single core to multicore: Addressing the system design paradigm shift with project management and software instrumentation
- Automotive System & Software Development Challenges - Part 2
- Automotive System & Software Development Challenges - Part 1
- Software generated BCH as a way to solve challenges of providing multiple configuration IP
- Software and hardware challenges due to the dynamic raw NAND market
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)