English
Low power design is here to stay
How about your existing verification strategy?
By Krishna Balachandran, director of product marketing, Low Power Verification Products, Synopsys Inc.
edadesignline.com (January 06, 2010)
Low power design drivers
Low power design is not new. Extending battery life for mobile devices meant playing design tricks to conserve energy in every possible way. The desire to integrate a system on a chip and reduce overall cost led designers to rapidly adopt advanced manufacturing processes. The move to smaller manufacturing geometries accelerated the need for low power design because of the exponential increase in leakage power from smaller transistors packed in ever larger numbers on a single chip.
Governmental regulations have been a more recent driver. Driven by the popularity of green initiatives, specifications have been standardized for power consumption for almost all household electronic gadgets. The regulations impose limits on how much energy a device can consume when it is idle, which has the far reaching effect of extending low power design to even plugged-in-the wall devices. What is new is that almost all electronic designs are becoming power managed designs. Verification of low power designs, which until recently was a challenge for just a handful of all designs, is fast becoming every designer's problem.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Synopsys, Inc. Hot IP
Related Articles
- High Speed, Low Power and Flexibility Drive DisplayPort's Increasing Popularity
- Achieving Your Low Power Goals with Synopsys Ultra Low Leakage IO
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
- Low Power Design in SoC Using Arm IP
- Achieving Low power with Active Clock Gating for IoT in IPs
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)