NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
EDA from "soft business to competitive business"
By Joseph Borel
edadesignline.com (January 19, 2010)
For years, the target of each single EDA company has been to fight for its slice of the EDA cake without considering the strategic aspect of EDA versus product competitiveness. As seen on the chart below, EDA is a key enabler for Time-to-Market and then competitiveness, but to achieve this goal there has to be a major change in the EDA strategy: Less independence for market value increase.
In the past, EDA companies struggled against each other on the market to try to capture customers in a "closed framework", preventing them from getting the best overall combination of available tools from various vendors for solving their own problem This was a low-profile solution for the final customer.
E-mail This Article | Printer-Friendly Page |
Related Articles
- SoC realization: Finally the "Killer App" that will allow EDA to grow again?
- Revolutionizing Chip Design with AI-Driven EDA
- Off-the-Shelf Chiplets Open New Market Opportunities
- Radiation Tolerance is not just for Rocket Scientists: Mitigating Digital Logic Soft Errors in the Terrestrial Environment
- Stop-For-Top IP model to replace One-Stop-Shop by 2025... and support the creation of successful Chiplet business
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)