English
EDA from "soft business to competitive business"
By Joseph Borel
edadesignline.com (January 19, 2010)
For years, the target of each single EDA company has been to fight for its slice of the EDA cake without considering the strategic aspect of EDA versus product competitiveness. As seen on the chart below, EDA is a key enabler for Time-to-Market and then competitiveness, but to achieve this goal there has to be a major change in the EDA strategy: Less independence for market value increase.
In the past, EDA companies struggled against each other on the market to try to capture customers in a "closed framework", preventing them from getting the best overall combination of available tools from various vendors for solving their own problem This was a low-profile solution for the final customer.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- SoC realization: Finally the "Killer App" that will allow EDA to grow again?
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
- Revolutionizing Chip Design with AI-Driven EDA
- Off-the-Shelf Chiplets Open New Market Opportunities
- Radiation Tolerance is not just for Rocket Scientists: Mitigating Digital Logic Soft Errors in the Terrestrial Environment
New Articles
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution