Time to market is a critical consideration
Being first is key, unless you can be substantially better. Being third means being out of luck.
By Kim Rowe
Embedded.com (02/27/10, 08:42:00 PM EST)
Ever wonder why deadlines in embedded projects are so important? When good project managers sweat over every detail to make sure the project doesn't slip, do you wonder why it was perceived as so important? After all, from the perspective of the engineering lab, a few days of slippage on a task will slip the project by only a few days—and there is always another show to launch the product.
Getting your OEM product to market in the right time frame is one of two critical factors in the success of your product after development kickoff. The second critical factor is product quality. If your organization is obsessed with meeting these self-imposed deadlines for product launch and maintaining quality, it's likely because you work in a great products company.
The reason that time to market is so important is because being late erodes the addressable market that you have to sell your product into. If you initially target a market segment of ten million units, with a market lifetime of 18 months, and you are six months late, the addressable market will likely be in the range of three million units. Not only will the market be smaller, the competition will be much more intense because others have an established base to sell from and the early growth is starting to flatten.
What happens when the addressable market shrinks? Your smaller market means that your volume of sales goes down in direct proportion to the loss of market size. The decrease in volume of sales is critical to your company's business model. Now you have lost economies of scale in manufacturing and purchasing, and will suffer loss of experience effect relative to your competitors. This will directly affect the company's profitability and if you do this too often, being late will directly affect your job and those of your colleagues.
E-mail This Article | Printer-Friendly Page |
Related Articles
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
- Reduce Time to Market for FPGA-Based Communication and Datacenter Applications
- NVM memory: A Critical Design Consideration for IoT Applications
- Reducing Costs, Risks, Time to Market with Virtualized Systems Development
- Customizable SoC SPEAr from STMicroelectronics Solving Time to Market Issues
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- System Verilog Assertions Simplified
- Smart Tracking of SoC Verification Progress Using Synopsys' Hierarchical Verification Plan (HVP)
- Dynamic Memory Allocation and Fragmentation in C and C++
- Synthesis Methodology & Netlist Qualification