MPEG Standards -> End user reaps benefit of wireless multimedia structure
![]() |
End user reaps benefit of wireless multimedia structure
By Mark R. Banham, EE Times
November 12, 2001 (12:49 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011112S0046
Wireless multimedia standards come together with technology platforms to provide an end user with quality multimedia services on a mobile device. The value chain for deploying such services includes:
- The End User: a customer of the carrier that subscribes to a multimedia service.
- The Carrier: works with platform providers and systems integrators to enable a standardized offering centered around multimedia applications and services to the mobile device.
- The Aggregator: provides hosting and syndication of content to the carrier.
- The Application Developer: creates streaming-media applications that comply with the platform's standards.
- The Content Creator: develops the audio and video media to integrate into the applications.

Related Articles
- MPEG Standards -> Metadata captures multimedia diversity
- MPEG Standards -> MPEG-7 tackles multimedia content
- Wireless communication standards for the Internet of Things
- Choosing the right A/D converter architecture and IP to meet the latest high speed wireless standards
- Multimode: How to design a programmable baseband device for multiple wireless standards
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |