English
Clearing the hurdles of HLS adoption
By Shawn McCloud, product line director, Mentor Graphics Corp.
pldesignline.com (April 19, 2010)
By increasing their usability, applicability, and quality of results (QoR), high-level synthesis (HLS) solutions are proving that they can fulfill their initial promise. One day, not using HLS will be like not using RTL synthesis today. And that day will not be long. Many hardware engineers are already changing how they get things done by making HLS an integral part of their design methodology.
What they've discovered is that the benefits of HLS not only profit the companies that adopt it; but hardware engineers who acquire the HLS skills to work at both the ESL and RTL are more valued and sought after than their counterparts, especially as increasingly complex designs and market pressures grant HLS-savvy engineers an undisputed competitive advantage. HLS makes their jobs easier and more productive because it shortens the time to verified, production-ready RTL.
However, the pool of potential HLS users is larger than those who have adopted it. Why haven't all hardware engineers gotten on board the HLS gravy train? As is typical when we fundamentally change the way we do things, there are technological, practical, and psychological hurdles. Development of the associated tools and methodologies is largely a response to the first two, followed by the removal of the last hurdle as the engineering community begins to perceive that these things have indeed reached maturity.
There are three clear signs that at least some HLS tools and methodologies have reached maturity.
- A shortened time to first results
- A broader application scope
- Improved quality of results
Already, users of HLS are making it known that this is a technology with street cred. And now that tools like Catapult C Synthesis offer mixed language support and full-chip synthesis, HLS has truly arrived as a capable technology, proving itself with production quality results among a growing community of users.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
New Articles
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution