Using unified modeling methods to reduce embedded hardware/software development
By Steve Brown, Cadence Design Systems, Inc.
Embedded.com (05/10/10, 08:08:00 PM EDT)
Today’s Internet devices are powered by sophisticated electronic circuits driven by multiple layers of software. These circuits are so complex they are called Systems on Chip (SoC) because they contain all the sub-components of a powerful personal computer. SoC development costs continue to grow rapidly, driven by increasing demand for more functionality, device mobility, and improved usability. These new capabilities demand more sophisticated software executing on multicore hardware and other special purpose accelerators to meet power and performance requirements. SoC development team productivity cannot keep up with the growth in complexity. The costs of developing the most complex SoCs now threaten to exceed $100M, requiring sales of tens of millions of units to return a profit on that investment
E-mail This Article | Printer-Friendly Page |
|
Cadence Hot IP
Related Articles
- Unified Verification for Hardware and Embedded Software Developers
- Integration drives embedded software development and hardware debug
- Processor-In-Loop Simulation: Embedded Software Verification & Validation In Model Based Development
- Managing the complexity of embedded software development through design automation tools
- Embedded software development tools - a third way
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)