English
Building Cost Effective and Robust SoC-based Network Appliances
By Krishnan Venkataraman, VP of Engineering, MosChip Semiconductor Technology Ltd.
Embedded.com (05/17/10, 08:02:00 PM EDT)
Today, consumers and businesses expect secured access to their information or content on demand anywhere at any time. As digital media is now a standard for audio/video (AV) content, its access and delivery has become very complex, particularly for video applications.
This is primarily due to a high network bandwidth requirement for high definition (HD) resolutions and processing bandwidth requirements for video decoding, such as MPEG4/H.264. In addition, the Internet has become a way of life in many aspects and as a result user authentication and transaction authorization is becoming more significant for service providers.
System-on-a-Chip (SoC) solutions have been called upon to simplify many of these complexities within various demanding applications across many digital consumer products.
In fact, SoCs are providing improved product solutions in almost all areas, such as enterprise, retail, financial, healthcare, automotive, process control and more. Well optimized SoCs integrated with the most commonly needed functions and peripherals, yet generic to address different application verticals, can offer comprehensive embedded system solutions.
For example, with a base SoC as the foundation, a completed embedded system solution can be made to offer connectivity, content storage, content delivery, security and content presentation.
Tuned as a Network Appliance Processor (NAP) a SoC-based system has proven well capable and cost-effective with applications such as a USB Server, network attached storage (NAS), Point-of-Sale (PoS) terminals, Digital Signage and Smart Card Terminal applications.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- OCP VIP: A cost effective and robust qualification process for multimedia and telecom SoC designs
- A framework for the straightforward integration of a cryptography coprocessor in SoC-based applications
- Forward-Looking SoC-based PHY Architecture for Macro and Small Cell LTE eNode-Bs
- Adopting An SOC-based Approach to Designing Handheld Medical Devices
- Cost-effective two-dimensional rank-order filters on FPGAs
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)