English
Soc Design -> Emulation verifies multiple network interfaces
 |
Lightweight Bluetooth headset has improved power
By Darren Rea, EE Times UK
September 13, 2001 (12:03 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010913S0050
Ericsson has unveiled its latest Bluetooth headset It says the main benefit of the HBH-15 headset over the original model is an improved battery design that allows a talk time of around five hours and a standby time of approximately 110 hours. The headset weighs 32g and offers voice dialling support and single-button interface. It is expected to go on sale during Q4. 
Related Articles
- A cost-effective and highly productive Framework for IP Integration in SoC using pre-defined language sensitive Editors (LSE) templates and effectively using System Verilog Interfaces
- A versatile Control Network of power domains in a low power SoC
- Implement a VXLAN-based network into an SoC
- Application Driven Network on Chip Architecture Exploration & Refinement for a Complex SoC
- Using simulation and emulation together to create complex SoCs
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
|
E-mail This Article | 
|
|
Printer-Friendly Page |