Soc Design -> Emulation verifies multiple network interfaces
![]() |
Lightweight Bluetooth headset has improved power
By Darren Rea, EE Times UK
September 13, 2001 (12:03 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010913S0050
Ericsson has unveiled its latest Bluetooth headset It says the main benefit of the HBH-15 headset over the original model is an improved battery design that allows a talk time of around five hours and a standby time of approximately 110 hours. The headset weighs 32g and offers voice dialling support and single-button interface. It is expected to go on sale during Q4.
Related Articles
- A cost-effective and highly productive Framework for IP Integration in SoC using pre-defined language sensitive Editors (LSE) templates and effectively using System Verilog Interfaces
- A versatile Control Network of power domains in a low power SoC
- Implement a VXLAN-based network into an SoC
- Application Driven Network on Chip Architecture Exploration & Refinement for a Complex SoC
- Using simulation and emulation together to create complex SoCs
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |