English
ICE-IP-338 High-speed XTS-GCM Multi Stream Inline Cipher Engine
A monitor-based approach to verification
By Bipin Patel, eInfochips
edadesignline.com (June 02, 2010)
Abstract:
Selecting verification methodology that allows maximum reusability within a project is very important to complete verification within the defined timeline. If we fail to choose an appropriate methodology then there are possible chances of work being duplicated at different levels of the verification process in the same project, which is nothing but a waste of time and resources.
Thinking through the process of selecting a verification methodology needs to take into consideration the various levels at which we need to do the verification and how verification environment (VE) components from bottom to top level (block to chip) verification can be directly or indirectly reused with no or little modifications. This can help a lot and save significant time during the verification cycle.
A monitor-based verification approach is an efficient way to make many VE components reusable within the same project and to keep the environment more simple and similar across various levels. One can easily understand the flow, and any newcomer can ramp up his knowledge in a short period of time, and can start working on any module of a complex chip if the approach is common for the entire team in any verification project.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- A formal-based approach for efficient RISC-V processor verification
- Leveraging UVM based UFS Test Suite approach for Accelerated Functional Verification of JEDEC UFS IP
- IC mixed-mode verification: The Sandwiched-SPICE approach
- The industry needs a renewed approach to verification IP
- Systematic approach to verification of a mixed signal IP - HSIC PHY case study
New Articles
- Accelerating RISC-V development with Tessent UltraSight-V
- Automotive Ethernet Security Using MACsec
- What is JESD204C? A quick glance at the standard
- Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
- Bandgap Reference (BGR) Circuit Design and Transient Analysis in 90nm VLSI Technology
Most Popular
- Accelerating RISC-V development with Tessent UltraSight-V
- System Verilog Assertions Simplified
- Synthesis Methodology & Netlist Qualification
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)