Softsilicon - the next era of communications silicon
By Lars Pedersen, TPACK
Embedded.com (06/03/10, 09:42:00 AM EDT)
The well known trend within communications is that over time bandwidth demand increases while selling price-per-bit decreases. If you think about your internet connection at home, I bet that the speed has increased several factors over the past 10 years and your bill has probably stayed roughly the same.
Or, how about the revolution taking place within mobile devices these days where you can now watch videos or play on-line games on your smartphone at basically the same cost as you used to pay for just a plain voice service.
This overall picture sets the cost structure all the way down through the value chain from service providers to the silicon IC component vendors of application specific standard products (ASSPs).
The traditional way silicon vendors has accommodated this continuous cost-per-bit decrease is by integrating higher bandwidth and capacity per silicon area.
Thus, ASSP vendors have to deliver higher and higher densities, i.e moving from 130nm in 2000 to 40 – 65nm today and 20 – 32nm in the near future.
In this article I will argue that this model gets broken at some point in time due to the mismatch between the relative flat revenue potential and the exponential increase in investment required by component vendors.
Furthermore, equipment vendors have a hard time developing products with differentiated features if they all use the same ASSP device. For these reasons, you start to see a new model emerging – I call it Softsilicon - that can address these problems effectively.
Although I use the optical transport market segment as an example, the conclusions in this article hold true for many other market segments as well.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- A new era for embedded memory
- Why Interlaken is a great choice for architecting chip to chip communications in AI chips
- Ensure Cybersecurity in the Connected Vehicles Era With ISO/SAE 21434
- Embracing a More Secure Era with TLS 1.3
- High Speed, Low Power and Flexibility Drive DisplayPort's Increasing Popularity
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)