Wi-Fi 6 (ax)+BLEv5.4+15.4 Dual Band RF IP for High-End Applications.
Chip IP revenues fall, but overall EDA remains healthy in Q1, says group
![]() |
Chip IP revenues fall, but overall EDA remains healthy in Q1, says group
By Semiconductor Business News
August 23, 2001 (9:02 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010823S0022
SAN JOSE -- Industry revenues for electronic design automation tools reached $987 million in the first three months of 2001, a 14% increase over Q1 in 2000 but a 6% decline from $1.05 billion in Q4 last year, according to new market data released today by a trade group. Revenues for semiconductor intellectual property--design cores used to develop ICs--declined 27% in the first quarter to $26 million compared to Q1 of 2000, said the EDA Consortium here. Sequentially, semiconductor IP revenues dropped 11.3% from $29.3 million in the fourth quarter of 2000. The EDA trade group said IC layout tool revenues were the strongest in design automation software segments, growing 42% on a year-to-year basis to $246 million in Q1 of 2001. This total was a new record high for the first three months of a year, said the group. The EDA industry's largest category, computer-aided engineering (CAE), generated $469 million in revenues during the Q1 2001, an 8% increase over totals in the quarter last year, according to the consortium. But sequentially, CAE revenues dropped 7.5% from $507 million in Q4 of 2000. The CAE's first-quarter growth was led by formal and functional verification tools, which increased 35% to $35 million over sales in Q1 last year, according to the EDA Consortium.
Related Articles
- 10-Gbit Ethernet revenues to reach $3.6 billion by '04, says Dataquest
- Worldwide chip sales to fall 17% in 2001, says Dataquest
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- Revolutionizing Chip Design with AI-Driven EDA
- How to Avoid Fall in Expectations for Automated Driving
New Articles
- Understanding MACsec and Its Integration
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
Most Popular
- System Verilog Assertions Simplified
- Synthesis Methodology & Netlist Qualification
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- UPF Constraint coding for SoC - A Case Study
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |