English
Viewpoint: Debug will get your attention, sooner or later
Sean Safarpour, Vennsa Technologies
EE Times (06/17/2010 5:02 AM EDT)
Ask an engineer what he is doing and there is a good chance his answer will be, “I am debugging.” Day in and day out, project after project, engineers debug — it’s part of being an engineer. Sometimes, it’s quick and easy, but sometimes it’s hard, not obvious, time consuming, and unpredictable. Everyone knows that debugging is a dreaded but necessary part of the design and verification process.
One alarming trend that is not necessary is the increasing proportion that debugging consumes in the design cycle. Within functional verification, it is the single largest component at approximately 60 percent and is projected to grow even larger. Broadly speaking, the reason for this trend is that traditional debug practices are not adequate for today’s problems. Sooner or later, debug will get your attention.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- How to instrument your design with simple SystemVerilog assertions
- Viewpoint: Your future is programmable
- Tips to leveraging pre-integrated systems: How to get your application to market in 12 months
- Last-Time Buy Notifications For Your ASICs? How To Make the Most of It
- How to Turbo Charge Your SoC's CPU(s)
New Articles
- Accelerating RISC-V development with Tessent UltraSight-V
- Automotive Ethernet Security Using MACsec
- What is JESD204C? A quick glance at the standard
- Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
- Bandgap Reference (BGR) Circuit Design and Transient Analysis in 90nm VLSI Technology
Most Popular
- Accelerating RISC-V development with Tessent UltraSight-V
- System Verilog Assertions Simplified
- Synthesis Methodology & Netlist Qualification
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)