English
MEMS -> Defects present hurdle to volume production
 |
Defects present hurdle to volume production
By EE Times
July 12, 2001 (7:18 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010712S0077
MEMS devices are built with semiconductor equipment. But their failure mechanisms and reliability concerns are completely different from those of ICs. One major concern with MEMs is stiction, or the propensity of two silicon surfaces to stick to each other if they touch. Another is packaging, one of the most difficult and expensive matters to address. Because optical MEMS devices contain exposed moving parts contaminants can make them stop functioning. For this reason, MEMS wafers must be singulated using specialized techniques. There are only a handful of companies that have successfully dealt with these concerns and are supplying reliable commercial MEMS devices. With optical MEMS, the high-volume manufacturing needed to detect PPM-level defects and problems in a new manufacturing process does not exist today. Since quality and reliability of optical components are important to the telecom industry, selecting an experienced MEMS supplier is mission critical and great care should be taken to check on suppliers' manufacturing track records. -Scott Blackstone, optical MEMS product line director at Micromachined Products Division for Analog Devices Inc. (Wilmington, Mass.)
Related Articles
- Structured ASICs take FPGA prototypes into volume production
- How Efinix is Conquering the Hurdle of Hardware Acceleration for Devices at the Edge
- The Past, Present and Future of DDR4 Memory Interfaces
- Fixing concurrency defects in multicore design
- Transfer from FPGAs for prototype to ASICs for production
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
|
E-mail This Article | 
|
|
Printer-Friendly Page |