English
Picking the right built-in self-test strategy for your embedded ASIC
Sunit Bansal and Sumeet Aggarwal
8/2/2010 6:29 PM EDT
Test time is a significant component of ASIC cost. It needs to be minimized and yet has to have maximum coverage to ensure zero-defect scenario for an automotive application. Such test modes usually accompany memory built-in self test (MBIST) mode, which goes through all the bit-cells for all memory banks in a design.
Depending on the implementation of BIST module (Figure 1, below), we may have parallel and serial access capabilities to test the same. This test is performed at wafer level and package level. We usually have multiple packages available for SoC, which has a different number of power pads available.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Picking the right 802.15.4/ZigBee wireless connection for your embedded design
- Is a single-chip SOC processor right for your embedded project?
- Choosing an effective embedded SoC ASIC design strategy
- Choosing the right low power processor for your embedded design
- Select the Right Microcontroller IP for Your High-Integrity SoCs
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)