How to Internet-Connect your low cost consumer retail embedded design
Harshy Wanigasekara, Arrayent, Inc.
9/13/2010 6:52 PM EDT
Technology forecasters have been predicting that the Internet of Things—the technologies around connecting everyday things to the Internet—will be the foundation of the next major networking wave. The volumes being discussed are huge -- 10x to 100X that of mobile phone shipments per year.
The important question to consider is what application will drive that huge adoption? Desktop (laser printer) publishing drove the early Ethernet market. Wi-Fi volume took off when Intel put an 802.11 chip into its laptop reference design. Mobile phone volumes increased exponentially when the handsets became affordable.
Clever smartphones and tablet applications, which connect to low cost products, will likely drive the Internet of Things from the hobbyist market to the mainstream market. Smartphones already enable consumers to connect to anyone and search for anything--anywhere, anytime.
It is only a matter of time before smartphone and tablet owners realize they have a true universal remote control in their pocket. Then, they will want to monitor and control their “things” from anywhere, at anytime. Life style change is in the wind: Informa Telecoms & Media reported that in 2008, vendors shipped more smartphones than netbooks. These trends are setting the stage for the Internet of Things to take off.
E-mail This Article | Printer-Friendly Page |
Related Articles
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
- An Efficient Device for Forward Collision Warning Using Low Cost Stereo Camera & Embedded SoC
- Choosing the right low power processor for your embedded design
- How to improve design-level security with low-cost non-volatile FPGAs
- How hybrid Structured ASICs provide low cost solutions for mid-range applications
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)