Avoiding design errors in 1394-based external storage systems
Dave Thompson, LSI logic and Don Harwood, PLX Technology
EETimes, 9/28/2010 2:05 AM EDT
While IEEE 1394/Firewire is a popular and proven standard familiar to many system designers, there is still the potential to make design errors that can compromise performance. Here are some tips for avoiding such problems
IEEE 1394, also known as FireWire, has become a standard of choice for storage applications. FireWire is a popular and proven standard, and while it is familiar to many system designers, there is still the potential to make design errors that can compromise performance.
First, a look at the three significant market segments for external FireWire/1394 hard drives. The most common is external storage for computers. These drives are used to provide additional storage for computers, for use in transferring data between computers or for making backups.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- How to use FireWire for innovative new designs without distance constraints
- How to cascade external storage with Serial ATA
- Transaction Level Model of IEEE 1394 Serial Bus Link Layer Controller IP Core and its Use in the Software Driver Development
- Radiation Tolerance is not just for Rocket Scientists: Mitigating Digital Logic Soft Errors in the Terrestrial Environment
- NVMe/TCP Improves Data Storage
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)